...
The following pictures show the pin assignment for programming Xilinx respectively Lattice CPLD's using Seco's JTAG debug PCB by Keith & Koep.
Xilinx CPLD
...
Lattice CPLD
...
Page Comparison
Manage space
Manage content
Integrations