Generals

Open

Description

QCS6490 and QCS5430 are chipsets that deliver premium features with advanced camera, AI, and compute for high performance at low-power. These chipsets are built for industrial and commercial IoT applications such as ruggedized handhelds and tablets, kiosks, industrial scanners, point of sale systems, human machine interface systems, robotics, drone and controllers, cameras, and edge AI boxes.

SMARC Standard

The SMARC (“Smart Mobility ARChitecture”) is a versatile small form factor computer Module definition targeting applications that require low power, low costs, and high performance. The Modules will typically use ARM SOCs similar or the same as those used in many familiar devices such as tablet computers and smart phones. Alternative low power SOCs and CPUs, such as tablet oriented x86 devices and other RISC CPUs may be used as well.
The Module power envelope is typically under 6W although designs up to about 15W are possible.

Blockdiagram

Open

Features and Interfaces

Features

Processor

Qualcomm QCS Family:

QCS5430 (FP1) (Total 6 cores)

Kryo Gold: 2 x CPU subsystem based on A78 at 2.13 GHz

Kryo Silver: 4 x CPU subsystem based on A55 at 1.8 GHz

QCS5430  (FP2) ( Total 6 cores)

Kryo Prime: 1 x CPU subsystem based on A78 at 2.2 GHz

Kryo Gold: 3 x CPU subsystem based on A78 at 2.13 GHz

Kryo Silver: 4 x CPU subsystem based on A55 at 1.8 GHz

QCS6490  (total

Kryo Prime: 1 CPU subsystem based on A78 at 2.7 GHz

Kryo Gold: 3 x CPU subsystem based on A78 at 2.4 GHz

Kryo Silver : 4 x CPU subsystem based on A55 at 1.9 GHz

• Graphics

  • Integrated Graphics Processing Unit Qualcomm® Adreno™ 642L (QCS5430)

  • Integrated Graphics Processing Unit Qualcomm® Adreno™ 643L(QCS6490)

  • supports 2 independent displays, OpenGL , Open CL , Vulkan.

  Embedded VPU

  • supports H/W decoding of HEVC/H.265, AVC/H.264

  • supports H/W encoding of HEVC/H.265, AVC/H.264

  Video Interfaces

  • LVDS dual channel 18/24 bit, eDP V1.4, MIPI DSI 4 lanes,

  • Display Port through USB 3.1 Type C

  Video Resolution

  • Primary display: FHD+ @120 fps

  • Secondary display: up to 4k Ultra HD @60Hz

Memory

Up to 12GByte of 64-bit LPDDR5-6400

Storage

Up to 64 GByte eMMC

Wireless (optional)

WLAN 802.11 a/b/g/n/ac/ax
BT 5.3
MicroRF-antenna connector

Power

PMIC to generate all internal and external voltages from 3.3V up to 5V supply.

Dimensions

(Length x Width x Height): 82.0 x 50.0 x 5.4 mm

Interfaces / Signals accessible over connector

• Power Supply through 5.0VDC +- 5%, +3.2V_RTC

• LVDS Dual Channel or eDP (factory alternatives) up to 2560x1600p60

• HDMI or DP (factory alternatives) up to 4K60

• SD 4-bit interface (usable as boot device)

• 2x Gigabit Ethernet interfaces

• 1x USB 2.0 OTG port

• 1x USB 3.1

• up to 4x USB 2.0 using optional internal 2.0 Hub

• 1x I2S port

• 2x UART (4-wires)

• 2x UART (2-wires)

• 1x CAN interfaces (via SPI CAN Controller)

• 13x GPIOs

• 1 x MIPI_CSI0 2 Lanes Camera interface

• 2 x MIPI_CSI1 4 Lanes Camera Interface

• 1x General Purpose I2C Bus

• 2x PWM ports

• TPM

Technical Documents

1. Pin description

The main connector of the SOM-SMARC- QCS 5430/6490 is the J2800 SMARC connector.
J500 may be used for debugging, programming and testing.

J700 is connection of a third camera.
On the top side are UFL antenna connectors for the on-board WLAN + BT chip.

1.1 Pin description

The following signals are present at the SMARC connector.

Table 1: SMARC connector CN2