The following pictures show the pin assignment for programming Xilinx respectively Lattice CPLD's using Keith & Koep's JTAG debug PCB.
Manage space
Manage content
Integrations
The following pictures show the pin assignment for programming Xilinx respectively Lattice CPLD's using Keith & Koep's JTAG debug PCB.